

UNIT - II

TRANSISTOR CHARACTERISTICS (BJT & FET)

TRANSISTOR AND FET CHARACTERISTICS

Before invention of Transistor, Vacuum tube is present which is bulky, costly and takes more time to conduct. To overcome all these in the year 1947, Transistor was invented by William Shockley.

The major advantages of Transistor are: it:

- i) Amplify electronic signals such as Radio & T.V
- ii) It has low operating voltage
- iii) small size & ruggedness
- iv) higher efficiency.

Transistor Construction:

One PN diode and NP diode are joined back to back which forms a PNP and NPN transistors.

PNP Transistor Construction: A stack of three layers: P (top), N (middle), P (bottom). The middle N layer is the Base (B). The top P layer is the Emitter (E). The bottom P layer is the Collector (C). Arrows indicate the junctions between E and B, and B and C.

NPN Transistor Construction: A stack of three layers: N (top), P (middle), N (bottom). The middle P layer is the Base (B). The top N layer is the Emitter (E). The bottom N layer is the Collector (C). Arrows indicate the junctions between E and B, and B and C.

Transistor is a three terminal device which has Emitter, Base and collector. It has low resistance (maximum current) at input and high resistance (less current) at output of transistor. So transistor came from the word

"TRANSFER RESISTOR" → TRANSISTOR.

Transistor:

	<u>Emitter</u>	<u>Base</u>	<u>collector</u>
Size :	Medium	Small	Large
Doping :	Heavily	Lightly	Moderately

collector size is large because collector region has to handle more power than the emitter and therefore more surface area is required for heat dissipation.

There are two junctions in a transistor J_E & J_C .

J_E - It is between emitter & base and it is called emitter-base junction or emitter junction.

J_C - It is between base & collector and it is called collector-base junction or collector junction.

There are two types of transistors

UJT
(Unipolar Junction Transistor)

In UJT current conduction is only due to one type of carrier i.e. majority charge carriers.

BJT
(Bipolar Junction Transistor)

In BJT current conduction is due to both types of charge carriers i.e. majority & minority charge carriers.

Types of BJT's

NPN

PNP

BJT operation:

1) operation of NPN Transistor:



- During Diffusion, depletion region penetrates more deeply into the lightly doped side i.e., Base makes to include an unequal number of impurity atoms in the each side of the junction.
- For a biased transistor, it is necessary to correctly bias the two P-N junctions with external voltages. Depending upon external bias voltage polarities used, the transistor works in one of the three regions.

Region	Emitter-Base Junction (J_E)	Collector-Base Junction (J_C)
i) Active	Forward biased	Reverse biased
ii) Saturation	Forward biased	Forward biased
iii) Cut-off	Reverse biased	Reverse biased
iv) Reverse Active	Reverse biased	Forward biased


With DC source V_{EE} Forward biased the depletion region at J_E is reduced and with V_{CC} Reverse biased J_C , depletion region at J_C is increased. The forward biased E-B junction carries electrons in N-type to flow towards base constituting emitter current, I_E .

As C-B junction is reverse biased no current flows through the junction. The emitter current I_E diffuses through J_E junction and enters into base where some electrons get recombined in base and before all electrons get recombined the electrons cross the J_C junction and enters into collector because of base small size.

∴ A small current flows in base and a large current in collector.

$$\therefore \text{For NPN Transistor } I_E = I_B + I_C$$

ii) PNP Transistor:




- As Base-Emitter junction is forward biased the majority carriers emitted by P-type emitter flow towards base and constitutes emitter current, I_E .
- As base is N-type there is a chance of recombination of holes emitted by the emitter with the electrons in base. But as base is very thin and lightly doped only few electrons recombine with holes, the remaining charge carriers cross over into the collector region to constitute the collector current.

$$\therefore I_E = I_B + I_C$$

Transistor as an Amplifier

The main utility of a transistor is it amplifies the weak signals. The weak signal is applied at input terminals and the amplified output is obtained across the output terminals.



The input circuit is forward biased and has low resistance. A small change in input voltage causes ΔV_i causes a large change in emitter current ΔI_E . This causes the same change in collector current and ΔI_C flows through a high load resistance R_L and a large voltage ΔV_o developed across R_L .

Voltage Amplification $A = \frac{\Delta V_{out}}{\Delta V_{in}}$


$$= \frac{\Delta I_C \cdot R_L}{\Delta I_E \cdot R_E}$$

$$= \frac{R_L \cdot \alpha \cdot \Delta I_E}{R_E \cdot \Delta I_E} \Rightarrow \therefore \boxed{A = \frac{\alpha \cdot R_L}{R_E}}$$

where α is a fraction of current change which is collected.
 $\therefore A > 1$ and transistor acts as an amplifier.


Transistor Configurations:

The transistor can be connected in a circuit in the following three configurations



Common Base configuration:

The circuit shows common base configuration as base is common to emitter and collector terminals.



From the figure: $I_C = \alpha I_E + I_{CBO}$

since $I_E = I_B + I_C$

$$I_C = \alpha (I_B + I_C) + I_{CBO}$$

$$I_C = \alpha I_B + \alpha I_C + I_{CBO}$$

$$I_C - \alpha I_C = \alpha I_B + I_{CBO}$$

$$I_C (1 - \alpha) = \alpha I_B + I_{CBO}$$

$$\boxed{I_C = \left(\frac{\alpha}{1-\alpha}\right) I_B + \left(\frac{1}{1-\alpha}\right) I_{CBO}}$$


αI_E - current due to majority carriers
 I_{CBO} - current due to minority carriers

where α is called current amplification factor in CB config and $\alpha = \frac{I_C}{I_E}$ when no signal is applied.


$\therefore \alpha < 1$. It ranges from 0.95 to 0.995 typical value is 0.98.

Input characteristics:

It is the curve between input current (I_E) and input voltage (V_{EB}) at constant V_{CB} .
The I_E is taken on Y-axis and V_{EB} on X-axis.
From the characteristics we know:



- After cut-in voltage $V_V = 0.2V$ for Ge or $V_V = 0.6V$ for Si, the current I_E increases as V_{EB} increases i.e. input resistance is small.
- With increase in V_{CB} the width of depletion region (B-C) also increases gradually because V_{CB} is reverse biased and the effective base width decreases which increases I_E current.




This reduction of effective base width is called "Early Effect" or "Base width modulation".

This decrease in base width has two consequences:

- less chance of recombination in Base region
- the charge gradient is increased with in the Base.

The transistor breakdown occurs when V_{CB} increases beyond certain limit because as V_{CB} increases effective base width becomes zero since depletion region spreads completely across base and reaches the emitter junction I_E where emitter and collector are shorted. This causes large increase in emitter current resulting breakdown. This breakdown is known as "punch-through" or "Reach Through".

Output characteristics:



It is the curve between collector current, I_C and collector base voltage V_{CB} at constant emitter current, I_E .

Output characteristics has three basic regions.

- Active region
- Saturation region
- cut-off region.

i) Active region:

In this region V_{EB} is forward biased and V_{CB} is reverse biased and I_C is approximately equal to I_E and transistor works as an amplifier.

ii) Saturation region:


In this region V_{EB} and V_{CB} are forward biased and the curve is represented as left of $V_{CB} = 0$ volts. There is an exponential increase in collector current I_C as V_{CB} increases towards 0 volts.

iii) cut-off region:

In this region V_{EB} and V_{CB} are reverse biased. If $I_E = 0$ then $I_C = I_{CBO}$ a reverse leakage current shown in figure. The region below this $I_E = 0$ is known as cut-off region where collector current is nearly zero.

Common Emitter configuration:

In this configuration emitter is common to both base and collector and hence the name Common Emitter configuration.



we know that

$$I_C = \left(\frac{\alpha}{1-\alpha}\right) I_B + \left(\frac{1}{1-\alpha}\right) I_{CBO}$$

$$I_C = \beta \cdot I_B + (1+\beta) I_{CBO}$$

$$\beta = \frac{\alpha}{1-\alpha} ; 1+\beta = \frac{1}{1-\alpha}$$

$\beta \cdot I_B$ is called forward current and $(1+\beta) I_{CBO}$ is called 'Reverse leakage current' in CE configuration and it is denoted as I_{CEO} .

$$\text{i.e., } I_{CEO} = (1+\beta) I_{CBO}$$

$$I_{CEO} \gg I_{CBO}$$

$$\& I_{CEO} \ll \beta \cdot I_B$$

$$\therefore I_C = \beta \cdot I_B + I_{CEO} \text{ [neglecting } I_{CEO}]$$



$$I_C = \beta \cdot I_B \text{ [neglecting } I_{CEO} = 0]$$

β is called current amplification factor for CE configuration.

$$\text{and } \beta = \frac{I_C}{I_B} \text{ and } \beta > 1.$$

Input characteristics:

It is the curve drawn between input current I_B (Base current) and input voltage V_{BE} (Base-emitter voltage) keeping output voltage V_{CE} (collector to emitter voltage) constant.



For $V_{CE} = 0$ and as V_{BE} is increased the transistor is forward biased and after cut-in voltage I_B increases rapidly.

For $V_{CE} = 5V$: since I_C is reverse biased the depletion region increases and effective base width reduces and less recombination takes place in base region reducing base current I_B shown in fig. above.

ii) Output characteristics:


It is drawn between V_{CE} and I_C keeping input current I_B constant.

Active region:

In this collector junction I_C is reverse biased. As V_{CE} increases depletion region increases and base decreases reducing the chance of recombination in the base and I_C current rises more sharply.

Saturation region: when both I_C & I_E junctions are forward biased the transistor operates in saturation region shown in fig. above.

Cut-off region: when $I_B = 0$, there is no base and collector current is reverse leakage current I_{CBO} which is shown in figure.



Common collector configuration:

In this collector is common to both base and emitter and hence it is named common collector configuration.

We know that

$$I_E = \alpha I_C + I_{CBO}$$

$$I_E = I_B + I_C$$

$$I_E = I_B + \alpha I_E + I_{CBO}$$

$$I_E - \alpha I_E = I_B + I_{CBO}$$

$$I_E (1 - \alpha) = I_B + I_{CBO}$$

$$I_E = \left(\frac{1}{1-\alpha}\right) I_B + \left(\frac{1}{1-\alpha}\right) I_{CBO}$$

$$I_E = (1+\beta) I_B + (1+\beta) I_{CBO}$$


$$I_E = \sqrt{I_B} + \sqrt{I_{CBO}}$$

$$I_E = \sqrt{I_B}$$


$$\sqrt = \frac{I_E}{I_B}$$

neglecting leakage current I_{CBO} then

where $\sqrt = 1 + \beta$.



$$\frac{\alpha}{1-\alpha} = \beta; \text{ \& \ } \frac{1}{1-\alpha} = 1 + \beta$$



where \sqrt is called current amplification factor for CC configuration.

Input characteristics:


It is the graph between input current I_B versus input voltage V_{BC} at constant V_{EE} .

These characteristics are quite different than CB & CE due to input voltage V_{BC} which is largely determined by the level of collector to emitter V_{EE} voltage.



output characteristics:

The emitter current I_E is taken along y-axis and V_{EE} along x-axis. Since I_C is approximately equal to I_E , the common collector output characteristics are practically similar to those of the common emitter characteristics.



Comparison of CE, CB and CC configurations:


	CE	CB	CC
i) Voltage gain, A_V	High	High	Low
ii) Current gain, A_I	High	Low	High
iii) Input Resistance, R_i	Medium	Low	High
iv) Output Resistance, R_o	Medium	High	Low
v) Amplification factor	$\beta = \frac{I_C}{I_B}$	$\alpha = \frac{I_C}{I_E}$	$\sqrt = \frac{I_E}{I_B}$
vi) Application	Audio signal amplification	Input stage of multi-stage amplifier	Impedance matching.

Why CE configuration is widely used in amplifier circuits?

- i) CE configuration is the only configuration which provides both voltage gain as well as current gain greater than unity.
- ii) In CE the ratio of R_o to R_i is small which makes configuration an ideal for coupling between various transistor stages. Maximum power is transferred from stage 1 to stage 2, when R_o of stage 1 is equal to R_i of stage 2.

Field Effect Transistors :-


- FET is a semiconductor device which depends for its operation on the control of current by an Electric field.
- FET is a unipolar device, in which current flows only due to majority carriers whereas BJT is a Bipolar device.
- FET is a three terminal device which contains Source (S), Drain (D), Gate (G) and current is controlled by a voltage at gate terminal.



N-channel JFET

Construction :

- It consists of N-type bar which is made of silicon and ohmic contacts are connected with terminals Source and Drain.
- A Heavily doped p-type silicon is diffused on both sides of N-type silicon bar by which PN junctions are formed. These layers are joined together are called Gate, G.



Source :- Source is a terminal through which majority carriers enter the bar.

Drain :- It is the terminal through which majority carriers leave the bar.

Gate :- Heavily doped p regions of acceptor impurities on both sides of n-type bar have formed.


channel :- The region between two gate regions is channel through which majority carriers move from source to drain.

substrate (or) shield :- To protect FET from electromagnetic fields.

Principle of Operation:

Case 1 :- $V_{GS} = 0$ Volt.


- When there is no Gate potential applied and with V_{DS} applied between Drain and Source electrons start to flow from Source to Drain creating drain current I_D .
- As p is heavily doped depletion region penetrates heavily in to N-channel.
- This depletion region is wider at the top and both p-type material and it is narrower at bottom. This is due to reverse biasing at top side with respect to V_{DS} and forward biasing at bottom side and due to this the shape of depletion region is like wedge shape shown in fig.
- current :- As the voltage V_{DS} is increased from 0 to a few volts, the current will increase as determined by ohm's law.
- As V_{DS} reaches to V_p (pinch-off voltage) the current is almost constant and the region is called "pinch-off region". The region from 0 to V_p in the graph is called "ohmic region" and in this region JFET acts like "Voltage Variable Resistor (VVR)".



Case 1) $V_{GS} < 0V$

- when a negative $V_{GS} = -1V$ is applied the depletion increases and current reduces than when it is at $V_{GS} = 0V$ and comes to saturation at lower voltages of V_{DS} .

- As V_{GS} is increased more i.e., $V_{GS} = -5V$ both the depletion regions touching at $V_{GS} = 0V$ and hence zero current flow in the device.



Volt-Ampere characteristics of JFET:

There are two characteristics of JFET they are:


- i) Drain (output) characteristics
- ii) Transfer characteristics

Drain (output) characteristics:

From the figure as voltage V_{DS} increases then current I_D also increases for small values of V_{DS} . This region is called "ohmic region" and FET acts as a "voltage variable resistor (VVR)".

- As V_{DS} increases the current I_D reaches to its constant level called "pinch-off voltage, V_p " (o) constant current region.

- As V_{DS} is increased beyond "pinch-off" voltage, V_p the drain current I_D remains constant upto certain values of V_{DS} and hence space charge region could not oppose the carriers and saturation current



increases and this region is called "breakdown region". At this point I_D increases rapidly and the device may be destroyed.

- For n-channel JFET more negative V_{GS} cause $I_D = 0$ where depletion regions completely touches with each other and the channel closes. The value of V_{GS} at the cut-off point is designated as $V_{GS(OFF)}$.

Pinch-off voltage, $V_p \rightarrow$ constant I_D
cut-off voltage, $V_{GS(OFF)} \rightarrow I_D = 0$.

ii) Transfer characteristics:


- The curve represents transfer characteristics of n-channel JFET showing between I_D and V_{GS} keeping V_{DS} constant.

- From the characteristics we have

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

which is non linear and the relationship is defined by "Shockley's equation".


point at bottom where $I_D = 0$ is $V_{GS(OFF)}$ and at top of curve on I_D axis represents I_{DSS} (drain-source saturation current) at $V_{GS} = 0$.



Symbol:



n-channel JFET



p-channel JFET

Parameters of JFET:

i) Transconductance (g_m) :-

$$g_m = \frac{\text{Variation in drain current}}{\text{Variation in Gate Source Voltage}}$$

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad | \quad V_{DS} = \text{constant}$$

Units are "Micro amperes per Volt" or "Microsiemens"

$$g_m = \frac{-2I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$g_{m0} = \frac{-2 I_{DSS}}{V_P}$$

ii) Drain Resistance, r_d :-

$$r_d = \frac{\text{drain Voltage}}{\text{drain current}} = \frac{\Delta V_{DS}}{\Delta I_D} \quad | \quad V_{GS} = \text{constant}$$

iii) Amplification Factor, μ :-

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \quad | \quad I_D = \text{constant}$$

$$= \frac{\Delta V_{DS}}{\Delta I_D} \cdot \frac{\Delta I_D}{\Delta V_{GS}} = r_d \cdot g_m \quad \therefore \mu = g_m r_d$$

Comparison of BJT and FET:

BJT

- 1) current controlled current source
- 2) Bipolar device because current flows due to majority & minority.
- 3) Input Resistance, R_i is low
- 4) Bigger in size
- 5) More noisy
- 6) Cheaper
- 7) "offset or cut-in voltage" exists
- 8) There is Thermal Runaway
- 9) R_o increases as output junction is reverse biased

FET

- 1) Voltage controlled ^{current} voltage source
- 2) Unipolar device; current flows due to majority carriers.
- 3) Input Resistance, R_i is High.
- 4) Smaller in size used in Integrated Circuits.
- 5) Less noisy than BJT
- 6) costly
- 7) No off-set voltage exists. so it is good for signal chopping.
- 8) No Thermal Runaway.
- 9) R_o decreases as current passes through the channel.


MOSFET : (Metal oxide Semiconductor FET) OR IGFET

MOSFETs are broken into depletion type and Enhancement type.


Depletion MOSFET = (N-channel)

Construction:

- The basic construction of the n-channel depletion-type MOSFET is provided in figure below.
- A slab of P-type material is formed from a silicon base and is referred to as the "Substrate, SS".
- The source and drain terminals are connected through metallic contacts to n-type doped regions, linked by an n-channel.
- The gate is also connected to a metal contact surface but bearing insulated from the n-channel by a very thin silicon dioxide (SiO_2) layer.
- SiO_2 is an insulator referred to as "dielectric" that sets up opposing electric fields within the dielectric when exposed to externally applied field. The SiO_2 provides "direct" connection between Gate terminal and channel of a MOSFET.
- The reason for label "Metal-oxide-Semiconductor FET" is: metal-for source, drain and gate connections to proper surface oxide - for silicon dioxide insulating layer semiconductor - for basic structure on which n and p-type regions are diffused.
- The insulating layer between the gate and channel has resulted in another name for the device called Insulated-Gate FET (IGFET).



Symbols:





n-channel

n-channel MOSFET

n-channel depletion-type MOSFET

Operation and characteristics

V_{GS}	Effect	I_D [punchiness]
zero	If voltage V_{GS} is applied across drain-source current slowly increases from source to drain because electrons in n-type regions at source escape through the channel and are attracted at drain. As V_{GS} is increased drain current also increases shown in figure.	Increases from zero to limiting value, I_{DSS} .
Negative	The negative potential at gate attract holes from P-type substrate and repel electrons. Depending on magnitude of V_{GS} (-ve) recombination takes place and reduce electrons in n-channel.	Drain current decreases.
Positive	The positive gate draw additional electrons from P-type substrate increasing electrons in n-channel. This is called "enhancement region".	I_{DSS} increases.



Transistor characteristics



Drain Characteristics

Enhancement MOSFET (N-channel)

Construction:

- A slab of P-type material is formed from a Silicon base and is referred to as the substrate.
- The construction is same as that of depletion MOSFET (N-channel) but there is an absence of a channel between the two tapered regions. This is the primary difference between the construction of two MOSFETs.


Operation and characteristics:



Operation and characteristics:


V_{GS}	Effect	I_D (Drain current)
0	If V_{GS} is applied between drain to source then in the absence of channel there are no charge carriers moving from source to drain.	Zero current flows.
Negative	If V_{GS} is negative between source to drain then V_{GS} is negative then there is a channel with electrons in between source to drain.	Zero current flows.
Positive	If V_{GS} is positive then all negative carriers present in P-substrate are attracted towards the Gate and a negative channel with electrons is formed between source to drain. The current flows from source to drain.	Increases from zero to maximum value.

Thus drain current is "enhanced" by the positive gate voltage and such a device is called an "Enhancement-type metal-oxide semiconductor".




- Electrons are attracted to positive gate (induced channel)
- they are separated by positive voltage

n-channel Enhancement MOSFET :



Transfer Characteristics



Drain Characteristics

Comparison of JFET and MOSFET

	JFET	MOSFET
1.	The input resistance is High it is in the range of $10^9 \Omega$	The input resistance is Very High it is in the range of 10^{10} to $10^{15} \Omega$.
2.	Output Drain resistance is higher [1 M Ω]	Output Drain resistance is lower than J-FET (50k Ω)
3.	Operated only in the depletion mode	Operated in both depletion and Enhancement mode
4.	Gate leakage current is of the order of 10^{-9} A	Gate leakage current is of the order of 10^{-12} A
5.	The output characteristics are flatter	The output characteristics are not flatter
6.	Used in VLSI circuits.	Widely used in VLSI circuits than JFET