<u>UNIT - 1</u>

J. 1. Perform the subtraction operation on 22-7 using 2's complement form. Sol= Given subtraction of smaller no. from larger no. $(22)_{10} = (10110)_2$ (7)10 = (00111)2 step#: Find 2's complement of smaller no. (00111) = 11000 +1 = (11001)2. step 2: Add result to largen no. 10110 $O = \frac{(100)}{01111}$ step 3: Neglect carry. $22-7 = (01111)_2 = (15)_{10} \dots ANS = (01111)_2 = (15)_{10}$ => Simplify (A'B+ A'+AB)' = (A'B) · (A') · (AB) $= \left[(A')' + B' \right] \cdot (A) \cdot (\overline{A} + \overline{B}).$ = (A+B) (A) (A+B). = (A.A+AB) (A+B) = (A+AB) (A+B) = AA + AB + ABB + ABB. = 0 + AB + 0 + AB . = AB . - (A'B+ A'+AB) = AB

$$\begin{array}{l} (143) = 16 \text{ then } \times 18 \text{ for } \\ (143) = 16 \text{ to } (143) = (1)_{10} \\ (143) = (1)_{10} = (1)_{6} \\ \Rightarrow 0 (143) = (2)_{10} \Rightarrow 1 \times 5^{2} + 4 \times 5^{1} + 3 \wedge 5^{0} = 25 + 20 + 3. \\ (143) = (1)_{6} = (1 \times 5)_{10} \\ (143) = (1 \times 5)_{10} = (1 \times 5)_{10} \\ (143) = (1)_{6} = (1 \times 5)_{10} \\ (143) = (1)_{6} = (120)_{6} \\ (143) = (120)_{6} \\ (143) = (120)_{6} \\ (143) = (120)_{6} \\ (1010) = (10)_{2} = 10 \text{ (100)}_{2} = (120)_{6} \\ (1010)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} = (1100)_{2} \\ (1010)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} = (1100)_{2} \\ (1010)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} = (1100)_{2} \\ (1010)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} = (1100)_{2} \\ (1010)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} \\ (100)_{2} + (10)_{2} = 10 \text{ (1100)}_{2} \\ (100)_{2} + (10)_{3} \\ (100)_{2} + (10)_{3} \\ (100)_{3} \\$$

.

A CARLES AND A CARLES AND A

$$\begin{array}{c} \textcircled{(i)} (i) \ (i)$$

0 8. Draw the logic diagram to implement the following Book? 6 expressions iii) Y = A + B + B' (A + c')6 1;)Y=(A€C)'+B 1V) Y=A(BOD)+C'. i) Y=A+cD+ABC Y= (A (C))+B 6 = A(1+BC)+CD = A+CD11) A-C 1) D Y = Atcot B ABC 0 30 Y=A+CD =)A. 20 3 (01) A+B+B'(A+c') y = A + B + B'(A+c')iii) Y = A + B + B'(A + c').13 Re = A+B+B'A+B'C'100 G Do 1 10 Bro The A 190 -C B 10 11) Y = A(B@D)+c'. -y=A(B€D)+c'. Te 0 9. Find (3250)10 - (72532)10 Using 10's complement. -Sel : given Sel : Psubpatraction of langer no. from smaller no. using 10/3. comp. . 0 stept find ids complement of larger no. a's complement (917-1)-N. -(109-1) - 72532 0 99999 0 72532 1 27467 10's comp. + -27468 C) -10% comp. to smaller no. step 2: - Add 27468 3250 3071 8

$$\begin{array}{l} \underbrace{step 3: Ans. is in 2s complement form To get the answer
In the true form tabe the 1d's comp. and assign -ve sign.
ANS: 30718
als comp (105-1)-N = 99999
Iolscomp + $\frac{30718}{(-2281)}$ -72532
Assign we sign - 69282 - 69282
Assign we sign - 69282 - 69282
Ion Find the complement of the following expressions
(i) $F_1 = x'y'z' + x'y'z$ ii) $F_2 : x(y'z' + Yz)$
(i) $F_1 = (x'y'z' + x'y'z)$ iii) $F_2 : x(y'z' + Yz)$
(ii) $F_1 = (x'y'z' + x'y'z)$ for from duality.
 $= (x'y'z') \cdot (x'y'z')$ for from duality.
 $= (x'y'z') \cdot (x'y'z')$ for from duality.
 $= (x'y'z') \cdot (x'y'z')$ for form $(x'y'z') + (x'y'z')$ (arts)
 $= x' + [(y+z) (y'z')] - [(x+y+z) (x'+y'z')]$.
(ii) $F_3 = (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= x' + [(y+z) (\overline{x} + \overline{z}) (\overline{x} + y)]$
 $= (x'Y+z) + (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + y)$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + \overline{y} + z) (\overline{x} + \overline{z}) (\overline{x} + \overline{y})$
 $= (x + y - \overline{z}) (\overline{x} + \overline{z}) + (\overline{x} + \overline{y})$
 $= (A + b) \cdot c' + (D) \cdot E'$
 $= (A + b) - c' + (D) \cdot E'$
 $= ([A + b) - c'] + D) \in E'$
 $= ([A + b) - c'] + D) \in E'$$$

(4)-) Convert gray code 1010.11 into its binary equivalent. 11. 10 - aroy code to Binary: Take the MSB bit as it is and apply . addition operation diagonally. . 101011 12 JUV 10010 ANS:-110010 12. Find (1010100)2-(1000011)2 using 2's complement. -I dentify smaller no. and larger no. St:-step 1:-64 7211 84 2 1 1010100 = 64+16+4 = (84)10 $1000011 = 64+2+1 = (67)_{10}$ Therefore, the given question is in the torm of subtraction of de smaller no and from larger no. 20 step 2: Find 2/2 complement of smaller no. J 1000011 1 1 1 1 2 4 4 4 4 0111100 Ð 0 11.11 0 2's complement of smaller no. to larger no. 2/3 comp. step 3:- Add 3 1010100 veijen 3 0111101 84 0 01 00 0 (2) 67 15) 1 Step u: Neglect carry: 0) 0010001 6432168421 0 0010001 steps: ANS: 16 FI = 17. 3) Convert (10111011)2 into its equivalent gray code 13 · Binary to aray code: Take the MSB bit as it is called 01 add with adjacent digits and neglect carryn. 10111011 x x +++ + +++ 6) 0110010 ANS711100110

14. Convert (4021.5)s to its equivalent decimal.

$$\begin{array}{c} 0.2 \\ 4xs^{3}+0xs^{5}+2xs^{4}+1xs^{6}\cdot sxs^{-1} \\ = g_{5}x_{14}+10+1+5x\frac{1}{5} \\ = 500+10+1+x = 511. \\ = (511)_{10} \\ \begin{array}{c} 15 \\ \text{Convest decimal number 22.64 to heradecimal number.} \\ (22.64)_{10} \Rightarrow (2)_{10}. \\ (6)_{22} \\ 1-5 \\ 0.24x16 = 3.84 = 3 \\ (16)_{16} \\ 0.84x16 = 13.44 = D \\ 0.94x16 = 10.24 = A \\ 0.94x16 = 1$$

iii) ASCII ⇒ (365) = 33 A36H35H (0110011 0110110 0110101) ASCTI iv) Excess -3 $(365)_{10} = \frac{3}{6} \frac{6}{9} \frac{5}{8}$ 0 110 1001 100018) Convert the following to decimal & then to octal. 3 i) 4234, ii) 10010011 i) Hexadecimal to decimal:-(4234)16 = 4x16+2x16+3x16+4x16 = 16384+512+48+4 = (16948)10 01 ···[4234) = (16948) 0 $(423u)_{15} = 0100 0010 0011 0100$ $(423u)_{15} = 0100 0010 0011 0100$ $[4234]_{10} = (041064)_{8}$ $(10010011)_{2} = 1x^{2} + 0x^{2} + 0x^{2} + 1x^{2} + 0x^{2} + 0x^{2} + 1x^{2} + 1x^{2}$ ii) > Binary to decimal:-= 128+16+2+1 = (147) . 1 $(10010011)_2 = (147)_{10}$ 0 -> Binary to octal $(10010011)_{2} = 10010011$ = 223 $(10010011)_{2}^{-}(223)_{R}$

6-2 (b) Obtain the truth table for the function F = 2y + xy' + y'z. æy' zy zy' y'z Z F C Þ 0 0 Ø .0 19.9) Convert the fly to decimal and then to hexadecimal. (i) (1234), ii)(1100111)2 $(1)(1238+)_{R} = (?)_{10}$ 128 658 = 1×8+2×8+3×8+4×8 = 512 + 128 + 24 + 4 = (668)10 $(1234)_g = (668)_0$ > decimal to hexadecimal $(668)_{10} = (?)_{16} = \frac{161666}{16(42-12(c))}$ (668)10 = (29C)16. ii) (1001111), to (?), io: $= 128 + 64 + 8 + 4 + 2 + 1 = (207)_{10}$ $(100111)_{2} = (207)_{10}$ (207) 10 = (?),6 => (1207 C-F (207)10 = (CF)16

6-1 b) Find the complement of the flg boolean fun. and reduce ento minimum number of literals Y= (Bc+AD)(DB+cD). Y = (Bc' + A'D)(DB' + cb)= BC'.DB'+BC'CD'+A'B'D.D+A'CDD = 0+0+ A'B'D+D. -100 = A'B'D Y' = (A'B'D')'= (A')' + (B')' + D'.= A+B+D'. . The complement of the given boolean function is ATB+D. 20.0) Show that dual of the exclusive-OR is equal to its complem Exclusive -OR function y= A'B+AB'. 58 .-13 dual of Ex-OR is Y= (A+B)(A+B). 0 1 Complement EX-OR is Y = (A'B+AB') 6 - (AB) · (AB) 0 0 - (A+B) · (A+B). 0 . Dual of EX-OR = complement of XOR. 1 23 (b) (onvert the decimal number 1973 to base 3, base 58 base 1 i) (1973) = (2) _ ii) (1973) $_{10} = (2) _{7}$ iii) $(1973) _{11973} (2) _{1}$ -1) (1973) = (?) = i) $(1973)_{10} = (?)_{3}$ 2 5 11973 5 (394-3 () 40-1 3 1973 5/18-4 5/18-4 5/15-3 219-0 0 ·· (10173)10 = (5516) 73-0 6 · (973) 10= (30343)5 (1973) = (2201002)3 Ø

6-2
21. Perform the following operations using 2's complement .
method: i) 48-23 ii) 23-48. 2124-0
i) $48 - 23$.
$(48)_{0} = (1100.00)_{2}$ $\frac{2}{3-0}_{1-1}$
$(23) = (010111)_2.$ $2(11-p)_2.$
step1:- Find 2's complement of smaller no. 2/2-1
$(23)_{10} = 18 \operatorname{comp} + 1 = 101000 + 1 = (101001)_2$
stepz: - Add 2's complement of smaller no. to the larger no.
Step3:- Neglect carry. 011001 is the ans. i.e. (25) 10.
ii) (23-48)
step 1 = Find 2's complement to the larger number.
$[u_8]_{10} = 110000 = 32^{\circ}8 \text{ comp. =} is \text{ comp. +} = 001111 + 100000 = 0100000 = 0100000 = 0100000$
step 2:- Add 2's complement to the smaller number
010111
step3: The ans is in a's complement form. To get the ans.
take 2's comp. & assign negative - p.
(00(11)) 0(1000+1 - 0(100) - (23))0

E

1

22. Perform the following operations using \$\$ complement method
i) (+55) - (+15) = 55 - 15.

$$r 55 = (11011)_2$$

 $15 = (11011)_2$
 $15 = (11011)_2$
 $15 = (11012)_2$
 $15 = (10011)_2$
 $15 = (10011)_2$
 $15 = (10011)_2$
 $15 = (10000 + 1 = 100001$
 $10000 + 1 = 100001$
 100001
 100001
 100001
 100000
 100000
 $100000 = (40)_0$.
 $100000 = (1000)_2$
 $15 complement g larger no.
 $(55)_0 = (10011)_2$
 $15 complement g larger no.
 $(55)_0 = (10011)_2$
 $15 complement g larger no.
 $(55)_0 = (10011)_2$
 $15 complement g larger no. to smaller po.
 001111
 $0 \frac{1000}{1000}$
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 5207
 $5207$$$$$

23.98 it possible to construct a 5411 weighted code and also 6321 weighted rode? justify your answer.

Consider 5411 as a weighted code.

decimal	NO.	SUII	6321
DECIMENT	0	0000	0000
		0001	0001
	l	0011	0010
	2	0.0	0100
	3	×	0101
	Cy.	0 100	0110
	S	0101	0,1,0
	5	1001	1000
	6	(0	1001
	7	1011	
	R	X	(010)
	Ū.		001
	9	1,100)

.: By using 5411 we can't get a weight for 3 and 8 numbers. So, It is not a weighted code.

24. Find the complement of the dollowing expressions. i) $F_1 = x'yz' + x'y'z$ $F_2 = x(y'z' + yz)$ $(F_1)'' = (x'yz' + x'y'z)'$ $F_2' = [x(y'z' + yz)]'$ $= [x'yz')' \cdot (x'y'z)'$ $F_2' = [x(y'z' + yz)]'$ $= x' + (y'z') \cdot (y'z')'$ $= x' + (y'z') \cdot (y'z')'$ $= x' + (y+z) \cdot (y'+z).$

itie) F-3= (A-B'+C)D'+E=

25) What are Universal Gates? Realize AND, OR, NOT, XOR gates. Using Universal Gates?

Ansi A universal gate is a gate which can implement any bookean function (or) logic gate without need of an other logic gate ex: NAND & NOR gates.



(9-)

<u>UNIT - 2</u>

1) State the distributive property of Boolean algebra.

The distributive property states that AND ing several variables and OR ing the result With a single variable is equivalent to OR ing the single variable with each of the several Variables and then AND ing the sums. The distributive property is: A+BC=(A+B)(A+C)

2) State De Morgan's theorem.

De Morgan suggested two theorems that form important part of Boolean algebra. They are,

- 1) The complement of a product is equal to the sum of the complements. (AB)' = A' + B'
- 2) The complement of a sum term is equal to the product of the complements. (A + B)' = A'B'

3) Simplify the following expression Y = (A + B) (A + C') (B' + C')

Y = (A + B) (A + C') (B' + C')= (AA' + AC + A'B +BC) (B' + C') [A.A' = 0] = (AC + A'B + BC) (B' + C') = AB'C + ACC' + A'BB' + A'BC' + BB'C + BCC' = AB'C + A'BC'

4) Show that (X + Y' + XY) (X + Y') (X'Y) = 0

 $\begin{aligned} (X + Y' + XY)(X + Y')(X'Y) &= (X + Y' + X) (X + Y') (X' + Y) [A + A'B = A + B] \\ &= (X + Y') (X + Y') (X'Y) [A + A = 1] \\ &= (X + Y') (X'Y) [A.A = 1] \\ &= X.X' + Y'.X'.Y \\ &= 0 [A.A' = 0] \end{aligned}$

5) Prove that ABC + ABC' + AB'C + A'BC = AB + AC + BC ABC + ABC' + AB'C + A'BC=AB(C + C') + AB'C + A'BC =AB + AB'C + A'BC =A(B + B'C) + A'BC =A(B + C) + A'BC =AB + AC + A'BC =B(A + C) + AC =AB + BC + AC=AB + AC + BC ...Proved

6) Convert the given expression in canonical SOP form Y = AC + AB + BC

Y = AC + AB + BC=AC (B + B') + AB (C + C') + (A + A') BC =ABC + ABC' + AB'C + AB'C' + ABC + ABC' + ABC =ABC + ABC' + AB'C + AB'C' [A + A = 1]

7) Define duality property.

Duality property states that every algebraic expression deducible from the postulates Of Boolean algebra remains valid if the operators and identity elements are interchanged. If the dual of an algebraic expression is desired, we simply interchange OR and AND operators and replace 1's by 0's and 0's by 1's.

8) Find the complement of the functions F1 = x'yz' + x'y'z and F2 = x (y'z' + y'z') = x (y'z' + y'z')

yz). By applying De-Morgan's theorem.

F1' = (x'yz' + x'y'z)' = (x'yz')'(x'y'z)' = (x + y' + z)(x + y' + z')+z') F2' = [x (y'z' + yz)]' = x' + (y'z' + yz)' = x' + (y'z')'(yz)' = x' + (y + z) (y' + z')

9) Simplify the following

expression Y = (A + B) (A = C)

 $(\mathbf{B} + \mathbf{C})$

= (A A + A C + A B + B C) (B + C)

$$= (A C + A B + B C) (B + C)$$

= A B C + A C C + A B B + A B C + B B C + B C C = A B C

10) What are the methods adopted to reduce Boolean function?

i) Karnaug map ii) Tabular method or Quine Mc-Cluskey method

iii) Variable entered map technique.

11) State the limitations of karnaugh map.

ii) Generally it is limited to six variable map (i.e) more then six variable involving expression are not reduced.

iii) The map method is restricted in its capability since they are useful for simplifying only Boolean expression represented in standard form.

12) What is a karnaugh map?

A karnaugh map or k map is a pictorial form of truth table, in which the map diagram is made up of squares, with each squares representing one minterm of the function.44) Find the minterms of the logical expression

Y = A'B'C' + A'B'C + A'BC + A'BC' + A'B' + C' + A'B' +

= M (1, 3, 6)

14) Define prime implicant in k map

A prime implicant in k map is a product term obtained by obtaining the maximum possible number of adjacent squares in the map.

15) Define essential prime implicant in k map

If a minterm in a square is covered by only one prime implicant that prime implicant is called essential prime implicant

16) Define non- essential prime implicant in k map

If a minterm in a square is covered by more than only one prime implicant then that prime implicant is called non-essential prime implicant.

17) Draw two graphic symbols of NAND and name them.



NAND

INPUT BUBBLED OR GATE

18) Draw two graphic symbols of NOR and name them.







19) Implementing AND Using only NAND Gates



20) Implementing OR Using only NAND Gates



21) Prove that the logical sum of all minterms of a Boolean function of 2-ariable is 1 Consider two variables as A and B. For two variables A and B minterms are: A'B',A'B,AB',AB. The logical sum of these minterms are given by F = A'B'+A'B+AB'+AB = A'(B'+B)+A(B'+B) (B'+B=1) = A'(1)+A(1) (A'+A=1) F=1Hence it is to be proved

<u>UNIT - 3</u>

1) Define combinational logic.

When logic gates are connected together to produce a specified output for certain specified combinations of input variables, with no storage involved, the resulting circuit is called combinational logic.

2) Write the design procedure for combinational circuits.

- The problem definition
- Determine the number of available input variables & required O/P variables.
- Assigning letter symbols to I/O variables
- Obtain simplified Boolean expression for each O/P.
- Obtain the logic diagram.

3) Define half adder and full adder.

The logic circuit that performs the addition of two bits is a half adder. The circuit that performs the addition of three bits is a full adder.

4) Define Decoder.

A decoder is a multiple - input multiple output logic circuit that converts coded inputs into coded outputs where the input and output codes are different.

5) What is binary decoder?

A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2n out puts lines.

6) Define Encoder.

An encoder has 2n input lines and n output lines. In encoder the output lines generate the binary code corresponding to the input value.

7) What is priority Encoder?

A priority encoder is an encoder circuit that includes the priority function. In priority encoder, if 2 or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

8) Define multiplexer.

Multiplexer is a digital switch. If allows digital information from several sources to be routed onto a single output line.

9) What do you mean by comparator?

A comparator is a special combinational circuit designed primarily to compare the relative magnitude of two binary numbers

10) Design a full subtractor by using 2-half subtractor



11) Design a full adder by using 2-half adder



12) What are Application of Decoder

- The **Decoders** were used in analog to digital conversion in analog **decoders**.
- Used in electronic circuits to convert instructions into CPU control signals.
- They mainly used in logical circuits, data transfer.

13) What is the use of Enable in decoder?

A **Decoder** with **Enable** input can function as a demultiplexer. A demultiplexer is a circuit that receives information from a single line and directs it to one of possible output lines.

14) WHY AND gate is used in decoder?

It is convenient to **use** an AND **gate** as the basic **decoding** element for the output because it produces a "HIGH" or logic "1" output only when all of its inputs are logic "1". As a NAND **gate** produces the AND operation with an inverted output, the NAND **decoder** looks like this with its inverted truth table.

15) What is difference between decoder and multiplexer?

- **Multiplexer** is a device which consists of multiple input channels thru single line while **decoders** consist of multiple inputs passing thru multiple outputs.
- **Multiplexer** converts inputs from unary codes (initial) to binary codes while **decoder** converts binary codes to inputs.

16) What are the applications of encoder and decoder?

In digital electronic projects, the **encoder and decoder** play an important role. It is used to convert the data from one form to another form. Generally, these are frequently used in the communication systems like telecommunication, networking, and transfer the data from one end to the other end

17) Draw the block diagram 4*2 encoder



18) Draw the block diagram 3*8decoder



19) What is difference between multiplexer and demultiplexer?

A **multiplexer** is a combinational circuit that provides single output but accepts multiple data inputs. A **demultiplexer** is a combinational circuit that takes single input but that input can be directed through multiple outputs. ... It is 1 to N device and thus behaves as data distributor.

20) Draw the block diagram 4*1multiplexer.



<u>UNIT – 4</u>

1. What are the classifications of sequential circuits?

The sequential circuits are classified on the basis of timing of their signals into two types. They are,

1) Synchronous sequential circuit. 2) Asynchronous sequential circuit.

2. Define Flip flop.

The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0 until directed by an input signal to change its state.

3. What are the different types of flip-flop?

There are various types of flip flops. Some of them are mentioned below they are, (1) RS flip-flop (2) SR flip-flop (3) D flip-flop (4) JK flip-flop (5) T flip-flop

4. What is the operation of RS flip-flop?

- When R input is low and S input is high the Q output of flip-flop is set.
- When R input is high and S input is low the Q output of flip-flop is reset.
- When both the inputs R and S are low the output does not change
- When both the inputs R and S are high the output is unpredictable.

5. What is the operation of SR flip-flop?

- When R input is low and S input is high the Q output of flip-flop is set.
- When R input is high and S input is low the Q output of flip-flop is reset.
- When both the inputs R and S are low the output does not change.
- When both the inputs R and S are high the output is unpredictable.

6. What is the operation of D flip-flop?

In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

7. What is the operation of JK flip-flop?

- When K input is low and J input is high the Q output of flip-flop is set.
- When K input is high and J input is low the Q output of flip-flop is reset.
- When both the inputs K and J are low the output does not change
- When both the inputs K and J are high it is possible to set or reset the Flip-flop (ie) the output toggle on the next positive clock edge.

8. What is the operation of T flip-flop?

- T flip-flop is also known as Toggle flip-flop.
- When T=0 there is no change in the output.
- When T=1 the output switch to the complement state (ie) the output toggles.

9. Define race around condition.

In JK flip-flop output is fed back to the input. Therefore change in the output results change in the input. Due to this in the positive half of the clock pulse if both J and K are high then

output toggles continuously. This condition is called race around condition'.

10. What is edge-triggered flip-flop?

The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive edge or negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

11. What is a master-slave flip-flop?

A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

12. Explain the flip-flop excitation tables for RS FF.

In RS flip-flop there are four possible transitions from the present state to the next state. They are,

- _ 0_0 transition: This can happen either when R=S=0 or when R=1 and S=0.
- _ 0_1 transition: This can happen only when S=1 and R=0.
- _ 1_0 transition: This can happen only when S=0 and R=1.
- _ 1_1 transition: This can happen either when S=1 and R=0 or S=0 and R=0.

13. Explain the flip-flop excitation tables for JK flip-flop

In JK flip-flop also there are four possible transitions from present state to next state. They are,

- _ 0_0 transition: This can happen when J=0 and K=1 or K=0.
- _ 0_1 transition: This can happen either when J=1 and K=0 or when J=K=1.
- _ 1_0 transition: This can happen either when J=0 and K=1 or when J=K=1.
- _ 1_1 transition: This can happen when K=0 and J=0 or J=1.

14. Explain the flip-flop excitation tables for D flip-flop

In D flip-flop the next state is always equal to the D input and it is independent of the present state. Therefore D must be 0 if Qn+1 has to 0, and if Qn+1 has to be 1 regardless the value of Qn.

15. Explain the flip-flop excitation tables for T flip-flop

When input T=1 the state of the flip-flop is complemented; when T=0, the state of the Flip-flop remains unchanged. Therefore, for 0_0 and 1_1 transitions T must be 0 and for 0_1 and 1_0 transitions must be 1.

16. Define sequential circuit.

In sequential circuits the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.

17. Give the comparison between combinational circuits and sequential circuits.

Combinational circuits Sequential circuits Memory unit is not required Memory unity is Required Parallel adder is a combinational circuit Serial adder is a sequential circuit.

18. What do you mean by present state?

The information stored in the memory elements at any given time define.s the present state of the sequential circuit.

19. What do you mean by next state?

The present state and the external inputs determine the outputs and the next state of the sequential circuit.

20. State the types of sequential circuits?

1. Synchronous sequential circuits 2. Asynchronous sequential circuits

21. Define synchronous sequential circuit

In synchronous sequential circuits, signals can affect the memory elements only at discrete instant of time.

22. Define Asynchronous sequential circuit?

In asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

23. Give the comparison between synchronous & Asynchronous sequential circuits?

Synchronous sequential circuits Asynchronous sequential circuits. Memory elements are locked flip-flops Memory elements are either unlocked flip - flops or time delay elements.

24. What is race around condition?

In the JK latch, the output is feedback to the input, and therefore changes in the output results change in the input. Due to this in the positive half of the clock pulse if J and K are both high then output toggles continuously. This condition is known as race around condition.

25. Give the comparison between synchronous & Asynchronous counters. Asynchronous counters

• In this type of counter flip-flops are Connected in such a way that output of 1st Flip-flop drives the clock for the next Flip-flop

• All the flip-flops are not clocked simultaneously

Synchronous counters

 \bullet In this type there is no connection between output of first flip-flop and clock input of the next flip – flop

• All the flip-flops are clocked simultaneously

<u>UNIT – 5</u>

1. Explain ROM.

A read only memory (ROM) is a device that includes both the decoder and the OR gates within a single IC package. It consists of n input lines and m output lines. Each bit Combination of the input variables is called an address. Each bit combination that comes out of the output lines

is called a word. The number of distinct addresses possible with n input variables is 2n.

2. What are the types of ROM?

- 1. Masked ROM.
- 2. PROM
- 3. EPROM
- 4. EEPROM
- 5. FLASH

3. Explain PROM.

PROM (Programmable Read Only Memory) it allows user to store data or program. PROMs use the fuses with materiallike nichrome and polycrystalline. The user can blow these fuses by passing around 20 to 50 mA of current for the period 5 to 20μ s. The blowing of fuses is called programming of ROM. The PROMs are one time programmable. Once programmed, the information is stored permanent.

4. Explain EPROM.

EPROM (Erasable Programmable Read Only Memory) EPROM use MOS circuitry. They store 1's and 0's as a packet of charge in a buried layer of the IC chip. We can erase the stored data in the EPROMs by exposing the chip to ultraviolet light via its quartz window for 15 to 20 minutes. It is not possible to erase selective information. The chip can be reprogrammed.

5. Explain EEPROM.

EEPROM (Electrically Erasable Programmable Read Only Memory). EEPROM also use MOS circuitry. Data is stored as charge or no charge on an insulated layer or an insulated floating

gate in the device. EEPROM allows selective erasing at the register level rather than erasing all the information since the information can be changed by using electrical signals.

6. Define address and word:

In a ROM, each bit combination of the input variable is called on address. Each bit combination that comes out of the output lines is called a word.

7. What is programmable logic array? How it differs from ROM?

In some cases the number of don't care conditions is excessive, it is more economical to use a second type of LSI component called a PLA. A PLA is similar to a ROM in concept; however it does not provide full decoding of the variables and does not generates all the min terms as in the ROM.

8. What is mask - programmable?

With a mask programmable PLA, the user must submit a PLA program table to the manufacturer.

9. What is field programmable logic array?

The second type of PLA is called a field programmable logic array. The user by means of certain recommended procedures can program the EPLA.

10. List the major differences between PLA and PAL

PLA:Both AND and OR arrays are programmable and Complex Costlier than PAL **PAL:**AND arrays are programmable OR arrays are fixed Cheaper and Simpler

11. Define PLD.

Programmable Logic Devices consist of a large array of AND gates and OR gates that Can be programmed to achieve specific logic functions.

12. Give the classification of PLDs.

PLDs are classified as PROM (Programmable Read Only Memory), Programmable Logic Array (PLA), Programmable Array Logic (PAL), and Generic Array Logic (GAL)

13. Define PROM.

PROM is Programmable Read Only Memory. It consists of a set of fixed AND gates Connected to a decoder and a programmable OR array.

14. Define PLA.

PLA is Programmable Logic Array (PLA). The PLA is a PLD that consists of a Programmable AND array and a programmable OR array.

15. Define PAL.

PAL is Programmable Array Logic. PAL consists of a programmable AND array and a fixed OR array with output logic.

16. Why was PAL developed?

It is a PLD that was developed to overcome certain disadvantages of PLA, such as longer delays due to additional fusible links that result from using two programmable arrays and more circuit complexity.

17. What is CPLD?

CPLDs are Complex Programmable Logic Devices. They are larger versions of PLDs with a centralized internal interconnect matrix used to connect the device macro cells together.

18. Define bit, byte and word.

The smallest unit of binary data is bit. Data are handled in a 8 bit unit called byte. A complete unit of information is called a word which consists of one or more bytes.

19. How many words can a 16x8 memory can store?

A 16x8 memory can store 16,384 words of eight bits each

20. Define address of a memory.

The location of a unit of data in a memory is called address.

21. What is Read and Write operation?

The Write operation stores data into a specified address into the memory and the Read operation takes data out of a specified address in the memory.

22. Why RAMs are called as Volatile?

RAMs are called as Volatile memories because RAMs lose stored data when the power is turned OFF.

23. Define ROM.

ROM is a type of memory in which data are stored permanently or semi permanently. Data can be read from a ROM, but there is no write operation.

24. Define RAM.

RAM is Random Access Memory. It is a random access read/write memory. The data can be read or written into from any selected address in any sequence.

25. Define Static RAM and dynamic RAM.

Static RAM use flip flops as storage elements and therefore store data indefinitely as long as dc power is applied. Dynamic RAMs use capacitors as storage elements and cannot retain data very long without capacitors being recharged by a process called refreshing.

26. List basic types of programmable logic devices.

1. Read only memory 2. Programmable logic Array 3. Programmable Array Logic